instruction execution


Also found in: Thesaurus.
ThesaurusAntonymsRelated WordsSynonymsLegend:
Noun1.instruction execution - (computer science) the process of carrying out an instruction by a computer
physical process, process - a sustained phenomenon or one marked by gradual changes through a series of states; "events now in process"; "the process of calcification begins later for boys than for girls"
computer science, computing - the branch of engineering science that studies (with the aid of computers) computable processes and structures
batch processing - the serial execution of computer programs
data processing - (computer science) a series of operations on data by a computer in order to retrieve or transform or classify information
concurrent execution, multiprogramming - the execution of two or more computer programs by a single computer
Based on WordNet 3.0, Farlex clipart collection. © 2003-2012 Princeton University, Farlex Inc.
References in periodicals archive ?
As was already mentioned, each memory access is considered as the access to the same memory location, so the possibility of simultaneous memory access is disabled, and thus also the possibility of nondeterministic instruction execution order that would corrupt the semantics of parallel programs.
LD instruction execution time: 3.3 ns, program capacity: 1.5 MB
From the table 1, compared with the CISC, RISC software development is difficult, but due to the small number of instructions, the average instruction execution cycle shorten and improve the working frequency of computer; extensive use of general-purpose registers, can greatly increase the speed of program execution.
In this case, the KiloCore's per-instruction energy can be as low as 5.8 pJ, including instruction execution, data reads/writes, and network accesses.
Multicore energy consumption estimation model provided by [15] calculates consumption based on cores' frequency and utilization, unlike the solution presented here, which evaluates each core average power based on instruction execution at the current cycle and the cycle before that one.
The proposed technique can tolerate high latency memory from avoiding the speculation in instruction execution. However, without well utilizing memory latency, only the compiler cannot obtain the best performance improvement for complicated programs.
Out-of-order instruction execution for higher performance
Building on the inherently high throughput of the ARM966E-S core, ST has added high-speed burst Flash memory and zero- latency SRAM for efficient instruction execution and data movement.